

09-28-00

09/27/00  
JC849 U.S. PTO

09/27/00  
JC849 U.S. PTO  
09/671856 Pro

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Case Docket No. YKI-0050


The Assistant Commissioner of Patents  
Washington, D.C. 20231"Express Mail" mailing label number EL564090237US

Date of deposit September 27, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Jennifer Matson

(Typed or printer name of person mailing paper or fee)



Sir:

Transmitted herewith for filing is the patent application of:

INVENTOR(S): NAOAKI KOMIYA, ET AL.

FOR: ACTIVE MATRIX TYPE ELECTROLUMINESCENCE DISPLAY DEVICE

Enclosed are:

[X] 12 pages of specification. [X] 2 claims.  
 [X] 2 sheet(s) of drawing(s). [X] Declaration and Power of Attorney  
 [] Information Disclosure Statement. [] An associate power of attorney.  
 [X] An assignment of the invention to Sayno Electric Co., Ltd.  
 [] A certified copy of an \_\_\_\_\_ application.  
 [] A verified statement to establish small entity under 37 CFR 1.9 and 37 CFR 1.27.

The filing fee has been calculated as shown below:

FOR:	# FILED	# EXTRA	SMALL ENTITY		LARGE ENTITY	
			RATE	Fee	Rate	Fee
BASIC FEE	//////////	//////////	\$345	\$345	\$690	\$690.00
TOTAL CLAIMS (20)	2	0	X 9		x 18	
INDEP. CLAIMS (3)	2	0	x 39		x 78	
MULTIPLE DEPENDENT CLAIMS	0	0	+130		+260	
			TOTAL	\$	TOTAL	\$690.00

Please charge my Deposit Account # **06-1130** the amount of \$ . A duplicate copy of this sheet is enclosed.

A check in the amount of \$690.00 to cover the filing fee is enclosed.

A check in the amount of \$40.00 to cover recordation of the assignment is enclosed.

The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account **06-1130**.

Any additional filing fees required under 37 CFR 1.16.

Any patent application processing fees under 37 CFR 1.17.


Please file this application and conduct all future correspondence with Applicants' attorney identified below.

Respectfully Submitted,

NAOAKI KOMIYA, ET AL.

Applicants' Attorney

By:

  
David A. Fox  
Registration No. 38,807  
Customer No. 23413

Date: September 27, 2000

## ACTIVE MATRIX TYPE ELECTROLUMINESCENCE DISPLAY DEVICE

## BACKGROUND OF THE INVENTION

## 1. Field of the Invention

5 The present invention relates to an active matrix type EL display device with display pixels including an electroluminescence element (hereinafter referred to as an EL element) and a thin film transistor arranged in a matrix form, and particularly to an art for stably illuminating each display pixel  
10 by preventing voltage drops in capacitance lines connected to, and shared by, the display pixels.

## 2. Description of the Related Art

EL elements have various advantages, including, because they are self illuminating elements, an obviated need for a backlight as required in liquid crystal display devices and unlimited viewing angle. Because of these advantages, it is widely expected that EL elements will be use in the next generation of display devices.

Two basic methods are known for driving EL elements. One  
20 of these is called a simple, or passive, matrix type, with the other, which employs a thin film transistor as a switching element, is known as an active matrix type. The active matrix type does not suffer from cross talk between the column and row electrodes, which is a problem known in the simple matrix type. Moreover, because  
25 the EL elements are driven with a lower current density, a high luminescence efficiency can be expected.

Fig. 3 is a circuit diagram schematically showing an active

matrix type EL display device. In the figure, the display pixels GS<sub>1</sub>, GS<sub>2</sub>, GS<sub>3</sub>, ... GS<sub>j</sub> are arranged in one row. One display pixel GS<sub>1</sub> includes an organic EL element 11, a first thin film transistor 12 (an N channel type transistor) acting as a switching element 5 in which a display signal DATA<sub>1</sub> is applied to the drain and which is switched on and off in response to a select signal SCAN, a capacitance 13 which is charged by the display signal DATA<sub>1</sub> supplied when the first thin film transistor 12 is switched on and which maintains a maintenance voltage V<sub>h</sub> when the first thin film 10 transistor 12 is switched off, and a second thin film transistor 14 (a P channel type transistor), with its drain connected to a drive supply voltage V<sub>dd</sub> and its source connected to the anode of the organic EL element 11, for driving the organic EL element when the maintenance voltage V<sub>h</sub> is supplied from the capacitance 13 at 15 the gate.

The other display pixels GS<sub>2</sub>, GS<sub>3</sub>, ... GS<sub>j</sub> have an equivalent structure. Although the display pixels are also arranged in the column direction, this arrangement is not shown in the figure in order to simplify the drawing. Reference numeral 15 represents 20 a gate signal line which is connected to and shared by each of the display pixels GS<sub>1</sub>, GS<sub>2</sub>, GS<sub>3</sub>, ... GS<sub>j</sub> for supplying a select signal SCAN. Reference numeral 16 represents a gate drive circuit for supplying the select signal SCAN to the gate signal line. Reference numeral 17 represents a capacitance line which is 25 connected to and shared by the capacitance 13 of each of the display pixels.

The select signal SCAN becomes H level during a selected one

horizontal scan period (1H), and the first thin film transistor 12 is then switched on based on the select signal. Next, a display signal DATA1 is supplied to one end of the capacitance 13 and the capacitance 13 is charged with a voltage  $V_h$  corresponding to the 5 display signal DATA1. The voltage  $V_h$  is maintained in the capacitance 13 for a period of one vertical scan period (1V) even after the first thin film transistor 12 is switched off due to the select signal SCAN becoming L level. Because this voltage is supplied to the gate of the second thin film transistor 14, the 10 second thin film transistor 14 becomes continuous in response to the voltage  $V_h$  and the organic EL element 11 is illuminated.

However, in larger size conventional EL display devices, differences in luminance throughout the display device have been observed.

The capacitance line 17 is formed from chrome evaporated on a glass substrate, in consideration of heat endurance and ease of processing. Because the capacitance line 17 is extended on the display region in order to be connected to and shared by each of the display pixels GS1, GS2, GS3, ... GS<sub>j</sub>, a resistance and a floating 5 capacitance are inevitably generated. For example, in an active matrix type EL display device having a number of pixels of 220 x 848, the resistance value of one capacitance line 17 is approximately  $320 \Omega$  and the floating capacitance is approximately 20 pf. The resistance and floating value increase as the number 10 of pixels increases.

The capacitance line 17 must be kept constant because it acts as a reference potential for charging the display signal DATA1.

However, when the resistance value of the capacitance line 17 is large, the potential of the capacitance line 17 becomes unstable when the active matrix type EL display device is driven, causing a problem that the EL element 11 is not illuminated at a luminance corresponding to the display signal DATA1. In other words, a select signal SCAN having an H level is supplied to the gate signal line 15 based on the select signal SCAN and the display signal DATA1 is supplied to one end of the capacitance 13. This causes the display signal DATA1 to be applied to the capacitance 13 and the capacitance 13 is charged. If the resistance of the capacitance line 17 is large, the potential would vary.

#### SUMMARY OF THE INVENTION

The present invention ensures precise illumination of each display pixel in response to the display signal by supplying a constant voltage from both ends of the capacitance line 17 connected to and shared by each of the display pixels to stabilize the potential of the capacitance line 17.

According to one aspect of the present invention, there is provided an active matrix type EL display device comprising a plurality of display pixels arranged in a matrix of rows and columns, each of the display pixels including an EL element and a capacitance for maintaining a voltage corresponding to a display signal, and a plurality of capacitance lines extending to each row and each of which is connected to and shared by the capacitance of the display pixels, wherein a constant voltage is supplied from both ends of the capacitance lines.

With this structure, because a constant voltage is supplied from both ends of the capacitance lines, voltage drops in the capacitance lines can be prevented, the potential of the capacitance lines can be stabilized, and, thus, the EL element of 5 the display pixels can be precisely illuminated in response to the display signal.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a figure illustrating an active type 10 electroluminescence display device according to one embodiment of the present invention.

Fig. 2 is a circuit diagram illustrating a gate drive circuit according to the embodiment of the present invention.

Fig. 3 is a diagram illustrating a conventional active type 15 EL display device.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

An active matrix type EL display device according to a preferred embodiment of the present invention is described 20 hereinafter referring to Figs. 1 and 3.

Fig. 1 is a circuit diagram schematically showing a structure of an active matrix type EL display device. Display pixels GS<sub>11</sub>, GS<sub>12</sub>, GS<sub>13</sub>, ... GS<sub>ij</sub>, are arranged in rows and columns to form a matrix. Each of the display pixels includes an organic EL element 1, a first 25 thin film transistor 2 in which a display signal DATA<sub>j</sub> is applied to the drain and which is switched on and off in response to a select signal supplied from a gate signal line GL<sub>i</sub>, a capacitance 3, and

a second thin film transistor 4 for driving the EL element 1 based on the display signal DATAj.

One end of the capacitance 3 is connected to the source of the first thin film transistor 2. The capacitance 3 is charged with a voltage corresponding to the display signal DATAj applied to the drain of the first thin film transistor and the voltage is maintained. The other end of the capacitance 3 is connected to, and shared by, a plurality of first capacitance lines HLA1, HLA2, HLA3, ... extending in each row. Both ends of the first capacitance lines HLA1, HLA2, HLA3, ... are interconnected by second capacitance lines HLB1 and HLB2. Each of the second capacitance lines HLB1 and HLB2 which forms a net of capacitance lines is pulled out to one side of the display region. The second capacitance lines HLB1 and HLB2 are interconnected and a constant voltage Vsc is applied. The first and second capacitance lines are formed from chrome evaporated on a glass substrate. The capacitance lines have large resistance values, but, because a constant voltage Vsc is applied via the second capacitance lines HLB1 and HLB2 to the first capacitance lines HLA1, HLA2, HLA3, ... from both sides, a low overall wiring resistance can be achieved for the capacitance lines, and thus, voltage drop can be prevented. Therefore, each capacitance 3 can be uniformly and sufficiently charged with a voltage corresponding to the display signal DATAj. Moreover, even in an organic EL element with a short illuminating time, a voltage corresponding to the display signal DATAj can be maintained, and thus, the illuminating time of the organic EL element can be extended and stable luminance can be obtained.

Fig. 1 shows a full-color EL display device in which three types of display pixels are repeatedly arranged, each type of display pixel having an organic EL element illuminating respectively in red (R), green (G), and blue (B). In other words,  
5 a common drive voltage source RPVdd is supplied to the display pixels GS11, GS21, GS31, ... GSi1 having organic EL elements illuminating in red, a common drive voltage source GPVdd is supplied to the display pixels GS12, GS22, GS32, ... GSi2 having green illuminating organic EL elements, and a common drive voltage source  
10 BPVdd is supplied to the display pixels GS13, GS23, GS33, ... GSi3, for blue illuminating organic EL elements. A monochrome EL display device can be constructed by arranging display pixels of one type in rows and columns.

A display signal DATA1 is applied to the display pixels arranged in the first column such as GS11, GS21, and GS31; a display signal DATA2 is applied to the display pixels arranged in the second column such as GS12, GS22, and GS32; and so on, such that a display signal DATAj is applied to the display pixels arranged in the jth column such as GS1j, GS2j, and GS3j. A common gate signal line  
20 GL1 is connected to the display pixels arranged in the first row such as GS11, GS12, and GS13; a common gate signal line GL2 is connected to the display pixels arranged in the second row such as GS21, GS22, and GS23; and so on such that a common gate signal line GLi is connected to the display pixels arranged in the ith  
25 row such as GSi1, GSi2, and GSi3.

Fig. 2 is a circuit diagram showing a structure of a gate drive circuit 5. Shift registers SR1 through SR220 are serially

connected for sequentially shifting a reference clock CVK supplied from outside by one horizontal scan period (1H). The select signal SCAN, which is the output of each of the shift registers, is transmitted to each of the gate signal lines GL1 through GL220 via 5 buffer amplifiers 7.

In other words, each of the select signals SCAN having a pulse width of one horizontal scan period (1H) is shifted by each of the shift registers SR1 through SR220 and is output sequentially on each of the gate signal lines GL1 through GL220. To correspond 10 to the number of pixels of 220 x 848 in the active matrix type EL display device in the present example, 220 shift registers are provided in the embodiment. However, the number of shift registers and buffer amplifiers can be modified to suit and correspond to the number of pixels.

15 The active matrix type EL display device is driven as follows. When a gate signal line GL1 is selected by a select signal SCAN, the display pixels in the first row such as GS11, GS21, and GS31 are selected. At this point, the gate signal line GL1 is increased to the H level.

20 During one horizontal scan period (1H), display signals DATA1, DATA2, DATA3, ... DATAj are sequentially supplied to each of the display pixels GS11, GS12, GS13, ... GS1j from each of the data lines. The display signals DATA1, DATA2, DATA3, ... DATAj are maintained by a sampling circuit (not shown) and the timing for outputting 25 the signals is controlled via a transfer gate provided for each of the display signal terminals. Because the potential of the first capacitance lines HL1, HL2, HL3, ... is stabilized in the

present invention, the capacitance 3 can be charged to correspond to the display signals DATA1, DATA2, DATA3, ... DATAj, in each of the display pixels GS11, GS12, GS13, ... GS1j. Each of the EL elements 1 can be illuminated at its proper luminance. Similarly, 5 gate signal line GL2 is selected by the next select signal SCAN. These steps are repeated for one vertical scan period (1V).

As described, according to the present invention, the resistance value of one capacitance line can be reduced by supplying a constant voltage from both ends of the capacitance lines. In this manner, the potential of the capacitance line can be stabilized and the EL element of each display pixel can be precisely illuminated in response to the display signals.

WHAT IS CLAIMED IS:

1. An active matrix type electroluminescence display device comprising:

5 a plurality of display pixels arranged in a matrix of rows and columns, each of said display pixels including an electroluminescence element to which one end of a capacitance for maintaining a voltage corresponding to a display signal is connected; and

10 a plurality of capacitance lines extending in each row and connected to and shared by the other end of said capacitance of said display pixels; wherein,

15 a constant voltage is supplied from both ends of said capacitance lines.

2. An active matrix type electroluminescence display device comprising:

20 a plurality of display pixels, each including an electroluminescence element, arranged in a matrix of rows and columns, a first thin film transistor in which a display signal is applied to the drain and which is switched on and off in response to a select signal, a capacitance having one end connected to the source of the first thin film transistor and for maintaining a voltage corresponding to said display signal, and a second thin 25 film transistor for driving said electroluminescence element based on said display signal;

25 a plurality of first capacitance lines, each extending for

a row and connected to and shared by the other end of a capacitance in said display pixels; and


a plurality of second capacitance lines connected to and shared by both ends of said plurality of first capacitance lines;

5 wherein


a constant voltage is supplied to said second capacitance lines.

## ABSTRACT OF THE DISCLOSURE


An active matrix type electroluminescence display device comprises a plurality of display pixels GS11, GS12, GS13, etc. arranged in a matrix of rows and columns, each display pixel including an EL element, a first thin film transistor in which a display signal is applied to the drain and which is switched on and off in response to a select signal, a capacitance with one end connected to the source of the first thin film transistor for maintaining a voltage corresponding to the display signal, and a second thin film transistor for driving the EL element based on the display signal. The other ends of the capacitance of row display pixels are connected to and shared by a plurality of first capacitance lines HLA1, HLA2, HLA3, HLAi. Both ends of the plurality of first capacitance lines HLA1, HLA2, HLA3 are connected to and shared by second capacitance lines HLB1 and HLB2. A constant voltage is supplied to the second capacitance line.



**Fig. 1**



**Fig. 2**



**Fig. 3**

# Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

### Japanese Language Declaration

#### 日本語宣言書

下の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare: "that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名前が発明について請求権に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名前が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

ACTIVE MATRIX TYPE  
ELECTROLUMINESCENCE DISPLAY  
DEVICE

上記発明の明細書（下記の欄で×印がついていない場合は、本欄に添付）は、

the specification of which is attached hereto unless the following box is checked:

一月一日に提出され、米国出願番号または特許協定条約国際出願番号を\_\_\_\_\_とし。  
(該当する場合) \_\_\_\_\_に訂正されました。

was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求権を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37篇第1条56項に定義されるおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

**Japanese Language Declaration**  
(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の中なくとも一ヵ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している。本出願の前に当該された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

**Prior Foreign Application(s)**

外国での先行出願

Hei 11-277094

Japan

(Number)  
(番号)

(Country)  
(国名)

(Number)  
(番号)

(Country)  
(国名)

(Number)  
(番号)

(Country)  
(国名)

(Number)  
(番号)

(Country)  
(国名)

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

私は、私自身の知識に基づいて本宣誓書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同様の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のことく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

**Priority Not Claimed**

優先権主張なし

29/September/1999

(Day/Month/Year Filed)  
(出願年月日)

(Day/Month/Year Filed)  
(出願年月日)

(Day/Month/Year Filed)  
(出願年月日)

(Day/Month/Year Filed)  
(出願年月日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)  
(出願番号)

(Filing Date)  
(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)  
(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## Japanese Language Declaration

(日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続を米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。（元従士、または代理人の氏名及び登録番号を明記のこと）

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

Michael A. Cantor, Registration No. 31,152; Philmore H. Colburn II, Registration No. 33,101; Keith J. Murphy, Registration No. 33,979; David A. Fox, Registration No. 38,307; Edward J. Ellis, Registration No. 40,389; Robert D. Crawford, Registration No. 38,119

書類送付元

Send Correspondence to:

Michael A. Cantor, Esq.  
CANTOR COLBURN LLP

55 Griffin Road South  
Bloomfield, CT 06002

直接電話連絡元：（名前及び電話番号）

Direct Telephone Calls to: (name and telephone number)

Edward J. Ellis, Esq.  
(860) 286-2929

第一または第一発明者名		Full name of sole or first inventor	
		Naoaki KOMIYA	
発明者の名前	日付	Inventor's signature	Date
		Naoaki Komiya	
住所		Residence	Sep. 13, 2000
		Ogaki City, Gifu, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		1847-1, Miwa-cho, Ogaki City,	
		Gifu, Japan	
第二共同発明者		Full name of second joint inventor, if any	
		Masahiro OKUYAMA	
第二共同発明者	日付	Second inventor's signature	Date
		Masahiro Okuyama	
住所		Residence	Sep. 13, 2000
		Inazawa City, Aichi, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		25, Hoden, Kitazima-cho, Inazawa	
		City, Aichi, Japan	